

RoHS Compliant Product
A suffix of "-C" specifies halogen & lead-free

DESCRIPTION


The SPRD6330S-C is the Shielded Gate Technology Dual N-ch MOSFETs with extreme high cell density, which provide excellent $R_{DS(ON)}$ and gate charge for most of the synchronous buck converter applications.

The SPRD6330S-C meet the RoHS and Green Product requirement with full function reliability approved.

FEATURES

- Shielded Gate Trench Technology
- Super Low Gate Charge
- Green Device Available

MARKING



PACKAGE INFORMATION

Package	MPQ	Leader Size
DFN5x6-8D	3K	13 inch


ORDER INFORMATION

Part Number	Type
SPRD6330S-C	Lead (Pb)-free and Halogen-free

ABSOLUTE MAXIMUM RATINGS


Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ¹ @ $V_{GS}=10V$	$T_A=25^\circ C$	16.2	A
	$T_A=70^\circ C$	13.8	
Pulsed Drain Current ^{2 3}	I_{DM}	60	A
Total Power Dissipation ¹	$T_C=25^\circ C$	23	W
	$T_A=25^\circ C$	2.9	
Operating Junction & Storage Temperature Range	T_J, T_{STG}	-55~150	$^\circ C$
Thermal Data			
Thermal Resistance Junction-Ambient ¹	$R_{\theta JA}$	$t \leq 10s, 43$	$^\circ C/W$
		Steady State, 62.5	
Thermal Resistance Junction-Case ¹	$R_{\theta JC}$	5.4	

DFN5x6-8D



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	5.70	5.80	H	1.27 BSC.	
B	5.90	6.10	I	3.61	3.96
C	4.80	5.00	J	0.51	0.71
D	3.61	3.96	K	0.41	0.61
E	0.06	0.20	L	0.33	0.51
F	3.38	3.78	M	0.20	0.30
G	1.10	-	N	0.90	1.10

Mounting Pad Layout



ELECTRICAL CHARACTERISTICS ($T_J=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Drain-Source Breakdown Voltage	BV_{DSS}	30	-	-	V	$V_{GS}=0, I_D=250\mu\text{A}$	
Gate Threshold Voltage	$V_{GS(th)}$	1	-	2.5	V	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	
Forward Transfer Conductance	g_{fs}	-	67	-	S	$V_{DS}=5\text{V}, I_D=15\text{A}$	
Gate-Source Leakage Current	I_{GSS}	-	-	± 100	nA	$V_{GS}=\pm 20\text{V}$	
Drain-Source Leakage Current	I_{DSS}	$T_J=25^\circ\text{C}$	-	-	1	μA	$V_{DS}=24\text{V}, V_{GS}=0$
		$T_J=55^\circ\text{C}$	-	-	5		
Static Drain-Source On-Resistance ³	$R_{DS(ON)}$	-	4.9	6.6	m Ω	$V_{GS}=10\text{V}, I_D=8\text{A}$	
		-	6.9	9.6		$V_{GS}=4.5\text{V}, I_D=5\text{A}$	
Total Gate Charge	Q_g	-	8	-	nC	$I_D=15\text{A}$ $V_{DS}=15\text{V}$ $V_{GS}=4.5\text{V}$	
Gate-Source Charge	Q_{gs}	-	2.4	-			
Gate-Drain Change	Q_{gd}	-	3.2	-			
Turn-on Delay Time	$T_{d(on)}$	-	7.1	-	nS	$V_{DD}=15\text{V}$ $I_D=15\text{A}$ $V_{GS}=10\text{V}$ $R_G=3.3\Omega$	
Rise Time	T_r	-	40	-			
Turn-off Delay Time	$T_{d(off)}$	-	15	-			
Fall Time	T_f	-	6	-			
Input Capacitance	C_{iss}	-	802	-	pF	$V_{GS}=0$ $V_{DS}=25\text{V}$ $f=1\text{MHz}$	
Output Capacitance	C_{oss}	-	322	-			
Reverse Transfer Capacitance	C_{rss}	-	17	-			
Source-Drain Diode							
Continuous Source Current ¹	I_S	-	-	16.2	A		
Pulsed Source Current ^{2,3}	I_{SM}	-	-	60			
Forward on Voltage ³	V_{SD}	-	-	1.2	V	$I_S=1\text{A}, V_{GS}=0$	
Reverse Recovery Time	T_{rr}	-	15	-	nS	$I_F=15\text{A}, dI/dt=100\text{A}/\mu\text{s}$	
Reverse Recovery Charge	Q_{rr}	-	25	-	nC	$T_J=25^\circ\text{C}$	

Notes:

1. The data tested by Surface mounted on a 1 inch² FR-4 board with 2oz copper.
2. The power dissipation is limited by 150°C junction temperature.
3. The data tested by pulsed, pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.

CHARACTERISTIC CURVES




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs G-S Voltage




Fig.3 Source Drain Forward Characteristics




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs T_J




Fig.6 Normalized $R_{DS(on)}$ vs T_J

CHARACTERISTIC CURVES




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Waveform