

RoHS Compliant Product
A suffix of "-C" specifies halogen & lead-free

DESCRIPTION

These miniature surface mount MOSFETs utilize a high cell density trench process to provide low $R_{DS(ON)}$ and to ensure minimal power loss and heat dissipation. Typical applications are DC-DC converters and power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

FEATURES


- Low $R_{DS(on)}$ provides higher efficiency and extends battery life.
- Low thermal impedance copper leadframe SOP-8 saves board space.
- Fast switching speed.
- High performance trench technology.

PACKAGE INFORMATION


Package	MPQ	Leader Size
SOP-8	2.5K	13 inch

ORDER INFORMATION

Part Number	Type
SSG4410N-C	Lead (Pb)-free and Halogen-free




SOP-8



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	5.79	6.20	H	0.33	0.51
B	4.70	5.11	J	0.375 REF.	
C	3.80	4.00	K	45° REF.	
D	0°	8°	L	1.30	1.752
E	0.40	1.27	M	0	0.30
F	0.10	0.25	N	0.25 REF.	
G	1.27 TYP.				

Mounting Pad Layout



*Dimensions in millimeters

MAXIMUM RATINGS ($T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ¹	I_D	$T_A=25^\circ\text{C}$	± 13
		$T_A=70^\circ\text{C}$	± 11
Pulsed Drain Current ²	I_{DM}	± 50	A
Continuous Source Current (Diode Conduction) ¹	I_S	2.3	A
Total Power Dissipation ¹	P_D	$T_A=25^\circ\text{C}$	3.1
		$T_A=70^\circ\text{C}$	2.2
Operating Junction & Storage Temperature Range	T_J, T_{STG}	-55~150	$^\circ\text{C}$
Thermal Resistance Ratings			
Thermal Resistance Junction-Case (Max.) ¹	$R_{\theta JC}$	$\leq 5\text{sec}, 25$	$^\circ\text{C/W}$
Thermal Resistance Junction-Ambient (Max.) ¹	$R_{\theta JA}$	$\leq 5\text{sec}, 50$	

Notes:

- 1 Surface Mounted on 1" x 1" FR-4 Board.
- 2 Pulse width limited by maximum junction temperature.

ELECTRICAL CHARACTERISTICS ($T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Gate-Threshold Voltage	$V_{GS(th)}$	1	-	-	V	$V_{DS}=V_{GS}$, $I_D=250\mu\text{A}$
Gate-Body Leakage	I_{GSS}	-	-	± 100	nA	$V_{DS}=0\text{V}$, $V_{GS}=20\text{V}$
Zero Gate Voltage Drain Current	I_{DSS}	-	-	1	μA	$V_{DS}=24\text{V}$, $V_{GS}=0\text{V}$
		-	-	25	μA	$V_{DS}=24\text{V}$, $V_{GS}=0\text{V}$, $T_J=55^\circ\text{C}$
On-State Drain Current ¹	$I_{D(on)}$	20	-	-	A	$V_{DS}=5\text{V}$, $V_{GS}=10\text{V}$
Drain-Source On-Resistance ¹	$R_{DS(ON)}$	-	-	13.5	m Ω	$V_{GS}=10\text{V}$, $I_D=10\text{A}$
		-	-	20		$V_{GS}=4.5\text{V}$, $I_D=8\text{A}$
Forward Transconductance ¹	g_{fs}	-	40	-	S	$V_{DS}=15\text{V}$, $I_D=10\text{A}$
Diode Forward Voltage	V_{SD}	-	0.7	-	V	$I_S=2.3\text{A}$, $V_{GS}=0\text{V}$
Total Gate Charge	Q_g	-	12.5	-	nC	$I_D=10\text{A}$ $V_{DS}=15\text{V}$ $V_{GS}=4.5\text{V}$
Gate-Source Charge	Q_{gs}	-	2.6	-		
Gate-Drain Charge	Q_{gd}	-	4.6	-		
Input Capacitance	C_{iss}		1191		pF	f=1MHz $V_{DS}=15\text{V}$ $V_{GS}=0\text{V}$
Output Capacitance	C_{oss}		412			
Reverse Transfer Capacitance	C_{rss}		160			
Turn-On Delay Time	$T_{d(on)}$	-	20	-	nS	$V_{DD}=25\text{V}$ $I_D=1\text{A}$ $V_{GEN}=10\text{V}$ $R_L=25\Omega$
Rise Time	T_r	-	9	-		
Turn-Off Delay Time	$T_{d(off)}$	-	70	-		
Fall Time	T_f	-	20	-		

Note:

1 Pulse test: $P_w \leq 300\mu\text{s}$, duty cycle $\leq 2\%$.

CHARACTERISTICS CURVE




Figure 1. On-Region Characteristics




Figure 2. On-Resistance with Drain Current




Figure 3. On-Resistance Variation with Temperature




Figure 4. On-Resistance Variation with Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

CHARACTERISTICS CURVE




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance Characteristics




Figure 9. Threshold Vs Ambient Temperature




Figure 10. Single Pulse Maximum Power Dissipation

Normalized Thermal Transient Junction to Ambient




Figure 11. Transient Thermal Response Curve