

RoHS Compliant Product
 A suffix of "-C" specifies halogen & lead-free

DESCRIPTION


The SSG4504 is the highest performance trench N-ch and P-ch MOSFETs with extreme high cell density, which provide excellent R_{DS(ON)} and gate charge for most of the synchronous buck converter applications.

The SSG4504 meet the RoHS and Green Product requirement with full function reliability approved.

FEATURES

- Advanced high cell density Trench technology
- Super Low Gate Charge
- Green Device Available


MARKING




PACKAGE INFORMATION

Package	MPQ	Leader Size
SOP-8	2.5K	13 inch

SOP-8



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	5.79	6.20	H	0.33	0.51
B	4.70	5.11	J	0.375 REF.	
C	3.80	4.00	K	45° REF.	
D	0°	8°	L	1.3	1.752
E	0.40	1.27	M	0	0.25
F	0.10	0.25	N	0.25 REF.	
G	1.27 TYP.				



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ratings		Unit	
		N-Ch	P-Ch		
Drain-Source Voltage	V _{DS}	40	-40	V	
Gate-Source Voltage	V _{GS}	±20	±20	V	
Continuous Drain Current ¹ , V _{GS} @10V	I _D	T _A =25°C	7.2	-6.5	A
		T _A =100°C	5.6	-5.1	A
Pulsed Drain Current ³	I _{DM}	14.5	-13	A	
Total Power Dissipation	P _D	T _C =25°C		2.5	W
Operating Junction and Storage Temperature Range	T _J , T _{STG}	-55~150		°C	
Thermal Data					
Thermal Resistance Junction-ambient ¹	R _{θJA}	85		°C / W	
Thermal Resistance Junction-ambient ²	R _{θJA}	135			
Thermal Resistance Junction-case ¹	R _{θJC}	50			

N-CHANNEL ELECTRICAL CHARACTERISTICS ($T_J=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Drain-Source Breakdown Voltage	BV_{DSS}	40	-	-	V	$V_{GS}=0, I_D=250\mu\text{A}$	
Gate Threshold Voltage	$V_{GS(th)}$	1.0	-	2.5	V	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	
Forward Transfer conductance	g_{fs}	-	14	-	S	$V_{DS}=5\text{V}, I_D=6\text{A}$	
Gate-Source Leakage Current	I_{GSS}	-	-	± 100	nA	$V_{GS} = \pm 20\text{V}$	
Drain-Source Leakage Current	I_{DSS}	$T_J=25^\circ\text{C}$	-	-	1	μA	$V_{DS}=32\text{V}, V_{GS}=0$
		$T_J=55^\circ\text{C}$	-	-	5		
Static Drain-Source On-Resistance ⁴	$R_{DS(ON)}$	-	-	30	m Ω	$V_{GS}=10\text{V}, I_D=6\text{A}$	
		-	-	40		$V_{GS}=4.5\text{V}, I_D=4\text{A}$	
Total Gate Charge	Q_g	-	5.5	-	nC	$I_D=6\text{A}$ $V_{DS}=20\text{V}$ $V_{GS}=4.5\text{V}$	
Gate-Source Charge	Q_{gs}	-	1.25	-			
Gate-Drain ("Miller") Charge	Q_{gd}	-	2.5	-			
Turn-on Delay Time	$T_{d(on)}$	-	8.9	-	nS	$V_{DD}=20\text{V}$ $V_{GS}=10\text{V}$ $I_D=1\text{A}$ $R_G=3.3\Omega$ $R_D=20\Omega$	
Rise Time	T_r	-	2.2	-			
Turn-off Delay Time	$T_{d(off)}$	-	41	-			
Fall Time	T_f	-	2.7	-			
Input Capacitance	C_{iss}	-	593	-	pF	$V_{GS}=0$ $V_{DS}=15\text{V}$ $f=1.0\text{MHz}$	
Output Capacitance	C_{oss}	-	76	-			
Reverse Transfer Capacitance	C_{rss}	-	56	-			
Source-Drain Diode							
Forward On Voltage ⁴	V_{SD}	-	-	1.2	V	$I_S=1\text{A}, V_{GS}=0, T_J=25^\circ\text{C}$	
Continuous Source Current ¹	I_S	-	-	7.2	A		
Pulsed Source Current ³	I_{SM}	-	-	14.5	A		

Notes:

- Surface mounted on a 1 inch² FR-4 board with 2OZ copper
- When mounted on Min. copper pad.
- Pulse width limited by maximum junction temperature , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$

P-CHANNEL ELECTRICAL CHARACTERISTICS ($T_J=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Drain-Source Breakdown Voltage	BV_{DSS}	-40	-	-	V	$V_{GS}=0, I_D = -250\mu\text{A}$	
Gate Threshold Voltage	$V_{GS(th)}$	-1	-	-2.5	V	$V_{DS}=V_{GS}, I_D = -250\mu\text{A}$	
Forward Transfer conductance	g_{fs}	-	12	-	S	$V_{DS} = -5\text{V}, I_D = -6\text{A}$	
Gate-Source Leakage Current	I_{GSS}	-	-	± 100	nA	$V_{GS}=\pm 20\text{V}$	
Drain-Source Leakage Current	I_{DSS}	$T_J=25^\circ\text{C}$	-	-	-1	μA	$V_{DS} = -32\text{V}, V_{GS}=0$
		$T_J=55^\circ\text{C}$	-	-	-5		
Static Drain-Source On-Resistance ⁴	$R_{DS(ON)}$	-	-	40	m Ω	$V_{GS} = -10\text{V}, I_D = -6\text{A}$	
		-	-	65		$V_{GS} = -4.5\text{V}, I_D = -4\text{A}$	
Total Gate Charge	Q_g	-	9	-	nC	$I_D = -6\text{A}$ $V_{DS} = -20\text{V}$ $V_{GS} = -4.5\text{V}$	
Gate-Source Charge	Q_{gs}	-	2.54	-			
Gate-Drain ("Miller") Charge	Q_{gd}	-	3.1	-			
Turn-on Delay Time	$T_{d(on)}$	-	19.2	-	nS	$V_{DS} = -15\text{V}$ $V_{GS} = -10\text{V}$ $I_D = -1\text{A}$ $R_G=3.3\Omega$ $R_D=20\Omega$	
Rise Time	T_r	-	12.8	-			
Turn-off Delay Time	$T_{d(off)}$	-	48.6	-			
Fall Time	T_f	-	4.6	-			
Input Capacitance	C_{iss}	-	1004	-	pF	$V_{GS}=0$ $V_{DS} = -15\text{V}$ $f=1.0\text{MHz}$	
Output Capacitance	C_{oss}	-	108	-			
Reverse Transfer Capacitance	C_{rss}	-	80	-			
Source-Drain Diode							
Forward On Voltage ¹	V_{SD}	-	-	-1	V	$I_S = -1\text{A}, V_{GS}=0\text{V}, T_J=25^\circ\text{C}$	
Continuous Source Current ³	I_S	-	-	-6.5	A		
Pulsed Source Current ⁴	I_{SM}	-	-	-13	A		

Notes:

- Surface mounted on a 1 inch² FR-4 board with 2OZ copper
- When mounted on Min. copper pad.
- Pulse width limited by maximum junction temperature , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$

CHARACTERISTIC CURVE (N-Ch)




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. G-S Voltage




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(on)}$ vs. T_J

CHARACTERISTIC CURVE (N-Ch)




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Gate Charge Waveform

CHARACTERISTIC CURVE (P-Ch)




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance v.s Gate-Source




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ v.s T_J




Fig.6 Normalized $R_{DS(ON)}$ v.s T_J

CHARACTERISTIC CURVE (P-Ch)




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Gate Charge Waveform