

RoHS Compliant Product  
A suffix of "-C" specifies halogen and lead-free

## DESCRIPTION

The SSM3055L-C utilized advanced processing techniques to achieve the lowest possible on-resistance, extremely efficient and cost-effectiveness device.

The SSM3055L-C is universally used for all commercial-industrial applications.

## FEATURES

- Simple Drive Requirement
- Small Package Outline

## MARKING




## PACKAGE INFORMATION

Package	MPQ	Leader Size
SOT-223	2.5K	13 inch


## ORDER INFORMATION

Part Number	Type
SSM3055L-C	Lead (Pb)-free and Halogen-free

### SOT-223



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	5.90	6.70	G	-	0.18
B	6.70	7.30	H	2.00	REF.
C	3.30	3.80	J	0.20	0.40
D	1.42	1.90	K	1.10	REF.
E	4.45	4.75	L	2.30	REF.
F	0.60	0.85	M	2.80	3.20



## ABSOLUTE MAXIMUM RATINGS ( $T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	$V_{DS}$	60	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current <sup>1</sup> , $V_{GS}@10\text{V}$	$I_D$	$T_A=25^\circ\text{C}$	2.8
		$T_A=70^\circ\text{C}$	2.3
Pulsed Drain Current <sup>2</sup>	$I_{DM}$	12	A
Power Dissipation <sup>3</sup>	$P_D$	1.5	W
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55~150	$^\circ\text{C}$
<b>Thermal Resistance Ratings</b>			
Maximum Junction to Ambient <sup>1</sup>	$R_{\theta JA}$	85	$^\circ\text{C/W}$
Maximum Junction to Case <sup>1</sup>	$R_{\theta JC}$	48	$^\circ\text{C/W}$


**ELECTRICAL CHARACTERISTICS** (T<sub>A</sub>=25°C unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	60	-	-	V	V <sub>GS</sub> =0, I <sub>D</sub> =250μA	
Gate-Threshold Voltage	V <sub>GS(th)</sub>	1	-	2.5	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	
Gate-Body Leakage Current	I <sub>GSS</sub>	-	-	±100	nA	V <sub>GS</sub> = ±20V	
Drain-Source Leakage Current	I <sub>DSS</sub>	T <sub>J</sub> =25°C	-	-	1	μA	V <sub>DS</sub> =48V, V <sub>GS</sub> =0
		T <sub>J</sub> =55°C	-	-	5		V <sub>DS</sub> =48V, V <sub>GS</sub> =0
Drain-Source On-Resistance <sup>2</sup>	R <sub>DS(ON)</sub>	-	-	100	mΩ	V <sub>GS</sub> =10V, I <sub>D</sub> =2.5A	
		-	-	110		V <sub>GS</sub> =4.5V, I <sub>D</sub> =2A	
Total Gate Charge	Q <sub>g</sub>	-	5	-	nC	V <sub>DS</sub> =48V V <sub>GS</sub> =4.5V I <sub>D</sub> =2A	
Gate-Source Charge	Q <sub>gs</sub>	-	1.68	-			
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>	-	1.9	-			
Turn-on Delay Time <sup>2</sup>	T <sub>d(on)</sub>	-	1.6	-	nS	V <sub>DD</sub> =30V V <sub>GS</sub> =10V R <sub>G</sub> =3.3Ω I <sub>D</sub> =2A	
Rise Time	T <sub>r</sub>	-	7.2	-			
Turn-off Delay Time	T <sub>d(off)</sub>	-	25	-			
Fall Time	T <sub>f</sub>	-	14.4	-			
Input Capacitance	C <sub>iss</sub>	-	511	-	pF	V <sub>GS</sub> =0 V <sub>DS</sub> =15V f=1.0MHz	
Output Capacitance	C <sub>oss</sub>	-	38	-			
Reverse Transfer Capacitance	C <sub>rss</sub>	-	25	-			
<b>Source-Drain Diode</b>							
Diode Forward Voltage <sup>2</sup>	V <sub>SD</sub>	-	-	1.2	V	I <sub>S</sub> =1A, V <sub>GS</sub> =0	
Continuous Source Current <sup>1,4</sup>	I <sub>S</sub>	-	-	2.8	A	V <sub>G</sub> =V <sub>D</sub> =0, Force Current	
Pulsed Source Current <sup>2,4</sup>	I <sub>SM</sub>	-	-	12			
Reverse Recovery Time	T <sub>RR</sub>	-	9.7	-	nS	I <sub>S</sub> =2A, dI/dt=100A/μs	
Reverse Recovery Charge	Q <sub>RR</sub>	-	5.8	-	nC	V <sub>GS</sub> =0	


Notes:

1. Surface mounted on a 1 inch<sup>2</sup> FR4 board with 2OZ copper, t<sub>≤</sub>10sec., 125°C/W when mounted on Min. copper pad.
2. The data tested by pulsed, pulse width ≤ 300μs, duty cycle ≤ 2%.
3. The power dissipation is limited by 150°C junction temperature.
4. The data is theoretically the same as I<sub>D</sub> and I<sub>DM</sub>, in real applications, should be limited by total power dissipation.


**CHARACTERISTIC CURVES**




**Fig.1 Typical Output Characteristics**




**Fig.2 On-Resistance v.s Gate-Source**




**Fig.3 Forward Characteristics of Reverse**



**Fig.4 Gate-Charge Characteristics**




**Fig.5 Normalized  $V_{GS(th)}$  v.s  $T_J$**




**Fig.6 Normalized  $R_{DS(ON)}$  v.s  $T_J$**


**CHARACTERISTIC CURVES**




**Fig.7 Capacitance**




**Fig.8 Safe Operating Area**



**Fig.9 Normalized Maximum Transient Thermal Impedance**



**Fig.10 Switching Time Waveform**



**Fig.11 Gate Charge Waveform**