

RoHS Compliant Product  
A suffix of "-C" specifies halogen & lead-free

## DESCRIPTION

The SMS4101-C is the highest performance trench P-ch MOSFETs with extreme high cell density, which provide Excellent  $R_{DS(ON)}$  and gate charge for most of the small power switching and load switch applications.

The SMS4101-C meet the RoHS and Green Product requirement with full function reliability approved.


## FEATURES

- Advanced High Cell Density Trench Technology
- Super low Gate Charge
- Green Device Available

## PACKAGE INFORMATION

Package	MPQ	Leader Size
SOT-23	3K	7 inch


## SOT-23



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	2.65	3.10	G	0	0.18
B	2.10	3.00	H	0.55	REF.
C	1.10	1.80	J	0.05	0.26
D	0.89	1.40	K	0.60	REF.
E	1.70	2.30	L	0.95	TYP.
F	0.28	0.55			

## ORDER INFORMATION

Part Number	Type
SMS4101-C	Lead (Pb)-free and Halogen-free



## ABSOLUTE MAXIMUM RATINGS ( $T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Rating		Unit
		10sec	Steady State	
Drain-Source Voltage	$V_{DS}$	-40		V
Continuous Gate-Source Voltage	$V_{GS}$	$\pm 20$		V
Continuous Drain Current <sup>1</sup> @ $V_{GS} = -10V$	$T_A = 25^\circ\text{C}$	-3.7	-3.2	A
	$T_A = 70^\circ\text{C}$	-3	-2.6	
Pulsed Drain Current <sup>2</sup>	$I_{DM}$	-16		A
Total Power Dissipation <sup>3</sup>	$T_A = 25^\circ\text{C}$	1.32	1	W
	$T_A = 70^\circ\text{C}$	0.84	0.64	
Operating Junction & Storage Temperature Range	$T_J, T_{STG}$	150, -55~150		$^\circ\text{C}$
<b>Thermal Resistance Ratings</b>				
Thermal Resistance from Junction-Ambient <sup>1</sup>	$R_{\theta JA}$	125		$^\circ\text{C/W}$
Thermal Resistance from Junction-Ambient <sup>1</sup>   $t \leq 10s$		95		
Thermal Resistance from Junction-Case <sup>1</sup>	$R_{\theta JC}$	80		


**ELECTRICAL CHARACTERISTICS** ( $T_J=25^\circ\text{C}$  unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Drain-Source Breakdown Voltage	$BV_{DSS}$	-40	-	-	V	$V_{GS}=0, I_D=-250\mu\text{A}$	
Gate-Source Threshold Voltage	$V_{GS(th)}$	-1	-	-2.5	V	$V_{DS}=V_{GS}, I_D=-250\mu\text{A}$	
Forward Transconductance	$g_{fs}$	-	5.8	-	S	$V_{DS}=-5\text{V}, I_D=-3\text{A}$	
Drain-Source Leakage Current	$I_{DSS}$	$T_J=25^\circ\text{C}$	-	-	-1	$\mu\text{A}$	$V_{GS}=0, V_{DS}=-24\text{V}$
		$T_J=55^\circ\text{C}$	-	-	-5		
Gate-Source Leakage Current	$I_{GSS}$	-	-	$\pm 100$	nA	$V_{GS}=\pm 20\text{V}, V_{DS}=0$	
Static Drain-Source On Resistance <sup>2</sup>	$R_{DS(ON)}$	-	-	70	m $\Omega$	$V_{GS}=-10\text{V}, I_D=-3\text{A}$	
		-	-	100		$V_{GS}=-4.5\text{V}, I_D=-2\text{A}$	
Total Gate Charge	$Q_g$	-	6.4	-	nC	$V_{DS}=-32\text{V}$ $V_{GS}=-4.5\text{V}$ $I_D=-3\text{A}$	
Gate-Source Charge	$Q_{gs}$	-	2.1	-			
Gate-Drain ("Miller") Charge	$Q_{gd}$	-	2.5	-			
Turn-On Delay Time	$T_{d(on)}$	-	4.2	-	nS	$I_D=-3\text{A}$ $V_{DD}=-20\text{V}$ $V_{GS}=-4.5\text{V}$ $R_G=3.3\Omega$	
Rise Time	$T_r$	-	23	-			
Turn-Off Delay Time	$T_{d(off)}$	-	26.8	-			
Fall Time	$T_f$	-	20.6	-			
Input Capacitance	$C_{iss}$	-	620	-	pF	$V_{DS}=-15\text{V}$ $V_{GS}=0$ $f=1\text{MHz}$	
Output Capacitance	$C_{oss}$	-	65	-			
Reverse Transfer Capacitance	$C_{rss}$	-	53	-			
<b>Source Drain Diode</b>							
Continuous Source Current <sup>1 4</sup>	$I_S$	-	-	-3.2	A	$V_G=V_D=0\text{V}$ , Force Current	
Pulsed Source Current <sup>2 4</sup>	$I_{SM}$	-	-	-16			
Forward On Voltage <sup>2</sup>	$V_{SD}$	-	-	-1	V	$V_{GS}=0, I_S=-1\text{A}, T_J=25^\circ\text{C}$	


Notes:

1. The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2oz copper.
2. The data tested by pulsed, pulse width  $\leq 300\mu\text{s}$ , duty cycle  $\leq 2\%$ .
3. The power dissipation is limited by 150°C junction temperature.
4. The data is theoretically the same as  $I_D$  and  $I_{DM}$ , in real applications, should be limited by total power dissipation.


**TYPICAL CHARACTERISTIC CURVE**




**Fig.1 Typical Output Characteristics**




**Fig.2 On-Resistance vs. G-S Voltage**




**Fig.3 Forward Characteristics Of Reverse**



**Fig.4 Gate-Charge Characteristics**




**Fig.5 Normalized  $V_{GS(th)}$  vs.  $T_J$**




**Fig.6 Normalized  $R_{DS(ON)}$  vs.  $T_J$**


**TYPICAL CHARACTERISTIC CURVE**




**Fig.7 Capacitance**




**Fig.8 Safe Operating Area**



**Fig.9 Normalized Maximum Transient Thermal Impedance**



**Fig.10 Switching Time Waveform**



**Fig.11 Gate Charge Waveform**