

RoHS Compliant Product
A suffix of "-C" specifies halogen & lead-free

DESCRIPTION


The SSPR13P10-C is the highest performance trench P-ch MOSFETs with extreme high cell density, which provide excellent $R_{DS(ON)}$ and gate charge for most of the synchronous buck converter applications.

The SSPR13P10-C meet the RoHS and Green Product requirement with full function reliability approved.


FEATURES

- Advanced High Cell Density Trench Technology
- Super Low Gate Charge
- Green Device Available

MARKING



SPR-8PP




REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	3.00	3.40	G	1.35	1.98
B	3.00	3.25	H	0.24	0.35
C	3.20	3.45	I	0.35 TYP.	
D	3.00	3.20	J	0.60 TYP.	
E	0.65 BSC.		K	0.10	0.25
F	2.39	2.60	L	0.70	0.90

PACKAGE INFORMATION


Package	MPQ	Leader Size
SPR-8PP	3K	13 inch

ORDER INFORMATION

Part Number	Type
SSPR13P10-C	Lead (Pb)-free and Halogen-free



Mounting Pad Layout



ABSOLUTE MAXIMUM RATINGS ($T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	V_{DS}	-100	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ¹ @ $V_{GS} = -10\text{V}$	I_D	$T_C=25^\circ\text{C}$	-13
		$T_C=100^\circ\text{C}$	-7.9
		$T_A=25^\circ\text{C}$	-3.2
		$T_A=70^\circ\text{C}$	-2.3
Pulsed Drain Current ²	I_{DM}	-50	A
Power Dissipation ¹	P_D	$T_C=25^\circ\text{C}$	34.7
		$T_C=100^\circ\text{C}$	13.8
		$T_A=25^\circ\text{C}$	1.92
		$T_A=70^\circ\text{C}$	1.23
Operating Junction & Storage Temperature Range	T_J, T_{STG}	-55~150	$^\circ\text{C}$
Thermal Resistance Rating			
Thermal Resistance Junction-Ambient ¹	$R_{\theta JA}$	65	$^\circ\text{C/W}$
Thermal Resistance Junction-Case ¹	$R_{\theta JC}$	3.6	

ELECTRICAL CHARACTERISTICS ($T_J=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Drain-Source Breakdown Voltage	BV_{DSS}	-100	-	-	V	$V_{GS}=0, I_D = -250\mu\text{A}$	
Gate-Threshold Voltage	$V_{GS(th)}$	-1	-	-2.5	V	$V_{DS}=V_{GS}, I_D = -250\mu\text{A}$	
Forward Transconductance	g_{fs}	-	24	-	S	$V_{DS} = -10\text{V}, I_D = -10\text{A}$	
Gate-Source Leakage Current	I_{GSS}	-	-	± 100	nA	$V_{GS} = \pm 20\text{V}$	
Drain-Source Leakage Current	I_{DSS}	$T_J=25^\circ\text{C}$	-	-	-1	μA	$V_{DS} = -80\text{V}, V_{GS}=0$
		$T_J=55^\circ\text{C}$	-	-	-10		
Static Drain-Source On-Resistance ³	$R_{DS(ON)}$	-	75	90	m Ω	$V_{GS} = -10\text{V}, I_D = -4.5\text{A}$	
		-	85	110		$V_{GS} = -4.5\text{V}, I_D = -4\text{A}$	
Total Gate Charge (-4.5V)	Q_g	-	23.2	-	nC	$I_D = -13\text{A}$ $V_{DS} = -80\text{V}$ $V_{GS} = -10\text{V}$	
Total Gate Charge		-	48	-			
Gate-Source Charge		Q_{gs}	-	9.2			-
Gate-Drain Change		Q_{gd}	-	10			-
Turn-on Delay Time	$T_{d(on)}$	-	6.2	-	nS	$V_{DD} = -50\text{V}$ $I_D = -1\text{A}$ $V_{GS} = -10\text{V}$ $R_G = 6\Omega$	
Rise Time	T_r	-	19.2	-			
Turn-off Delay Time	$T_{d(off)}$	-	103	-			
Fall Time	T_f	-	48	-			
Input Capacitance	C_{iss}	-	2914	-	pF	$V_{GS}=0$ $V_{DS} = -25\text{V}$ $f=1\text{MHz}$	
Output Capacitance	C_{oss}	-	120	-			
Reverse Transfer Capacitance	C_{rss}	-	58	-			
Source-Drain Diode							
Diode Forward Voltage ³	V_{SD}	-	-	-1.2	V	$I_S = -1\text{A}, V_{GS}=0$	
Continuous Source Current ¹	I_S	-	-	-13	A		
Pulsed Source Current ²	I_{SM}	-	-	-50	A		
Reverse Recovery Time	T_{rr}	-	38.7	-	nS	$I_F = -8\text{A}, dI/dt=100\text{A}/\mu\text{s},$ $T_J=25^\circ\text{C}$	
Reverse Recovery Charge	Q_{rr}	-	22.4	-	nC		

Notes:

- The data tested by surface mounted on a 1 inch² FR-4 board with 2oz copper.
- The power dissipation is limited by 150 $^\circ\text{C}$ junction temperature.
- The data tested by pulsed, pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.

CHARACTERISTIC CURVES




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs G-S Voltage




Fig.3 Typical S-D Diode Forward Voltage




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs T_J




Fig.6 Normalized $R_{DS(ON)}$ vs T_J

CHARACTERISTIC CURVES




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Switching Waveform