

RoHS Compliant Product
A suffix of "-C" specifies halogen free

DESCRIPTION

The SSD80N03-C is the highest performance trench N-ch MOSFETs with extreme high cell density , which provide excellent $R_{DS(ON)}$ and gate charge for most of the synchronous buck converter applications .

FEATURES

- Advanced high cell density Trench technology
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- 100% EAS Guaranteed
- Green Device Available

MARKING





PACKAGE INFORMATION

Package	MPQ	Leader Size
TO-252	2.5K	13 inch


ORDER INFORMATION

Part Number	Type
SSD80N03-C	Lead (Pb)-free and Halogen-free

TO-252(D-Pack)



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	6.3	6.9	J	2.3 REF.	
B	4.95	5.53	K	0.89 REF.	
C	2.1	2.5	M	0.45	1.14
D	0.4	0.9	N	1.55 Typ.	
E	6	7.7	O	0	0.15
F	2.90 REF.		P	0.58 REF.	
G	5.4	6.4			
H	0.6	1.2			



ABSOLUTE MAXIMUM RATINGS ($T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ¹	I_D	$V_{GS}=10\text{V}, T_C=25^\circ\text{C}$	80
		$V_{GS}=10\text{V}, T_C=100^\circ\text{C}$	57
Pulsed Drain Current ²	I_{DM}	160	A
Total Power Dissipation ⁴	P_D	59	W
Linear Derating Factor		0.5	W / $^\circ\text{C}$
Single Pulse Avalanche Energy ³	E_{AS}	98	mJ
Single Pulse Avalanche Current	I_{AS}	14	A
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55~150	$^\circ\text{C}$
Thermal Resistance Rating			
Maximum Thermal Resistance Junction-Ambient ¹	$R_{\theta JA}$	62	$^\circ\text{C} / \text{W}$
Maximum Thermal Resistance Junction-Case ¹	$R_{\theta JC}$	2.1	$^\circ\text{C} / \text{W}$

ELECTRICAL CHARACTERISTICS ($T_J=25^\circ C$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Static							
Drain-Source Breakdown Voltage	BV_{DSS}	30	-	-	V	$V_{GS}=0, I_D=250\mu A$	
Gate-Threshold Voltage	$V_{GS(th)}$	1.0	-	2.5	V	$V_{DS}=V_{GS}, I_D=250\mu A$	
Forward Transconductance	g_{fs}	-	43	-	S	$V_{DS}=5V, I_D=30A$	
Gate-Source Leakage Current	I_{GSS}	-	-	± 100	nA	$V_{GS}=\pm 20V$	
Drain-Source Leakage Current	I_{DSS}	$T_J=25^\circ C$	-	-	1	μA	$V_{DS}=24V, V_{GS}=0$
		$T_J=55^\circ C$	-	-	5		$V_{DS}=24V, V_{GS}=0$
Static Drain-Source On-Resistance ²	$R_{DS(ON)}$	-	-	5.5	m Ω	$V_{GS}=10V, I_D=30A$	
		-	-	8		$V_{GS}=4.5V, I_D=15A$	
Total Gate Charge	Q_g	-	20	-	nC	$I_D=15A$	
Gate-Source Charge	Q_{gs}	-	7.6	-		$V_{DS}=15V$	
Gate-Drain ("Miller") Change	Q_{gd}	-	7.2	-		$V_{GS}=4.5V$	
Turn-on Delay Time	$T_{d(on)}$	-	7.8	-	nS	$V_{DD}=15V$ $I_D=15A$ $V_{GS}=10V$ $R_G=3.3 \Omega$	
Rise Time	T_r	-	15	-			
Turn-off Delay Time	$T_{d(off)}$	-	37.3	-			
Fall Time	T_f	-	10.6	-			
Input Capacitance	C_{iss}	-	2295	-	pF	$V_{GS}=0$ $V_{DS}=15V$ $f=1.0MHz$	
Output Capacitance	C_{oss}	-	267	-			
Reverse Transfer Capacitance	C_{rss}	-	210	-			
Source-Drain Diode							
Diode Forward Voltage ²	V_{SD}	-	-	1	V	$I_S=1A, V_{GS}=0$	
Continuous Source Current ^{1,5}	I_S	-	-	80	A	$V_D=V_G=0, \text{Force Current}$	
Pulsed Source Current ^{2,5}	I_{SM}	-	-	160	A		
Reverse Recovery Time	T_{rr}	-	14	-	nS	$I_F=30A, di/dt=100A/\mu S$	
Reverse Recovery Charge	Q_{rr}	-	5	-	nC	$T_J=25^\circ C$	

Notes:

- The data tested by surface mounted on a 1 inch² FR-4 board with 20Z copper.
- The data tested by pulsed , pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$
- The EAS data shows Max. rating . The test condition is $V_{DD}=25V, V_{GS}=10V, L=1mH, I_{AS}=14A$
- The power dissipation is limited by 150 $^\circ C$ junction temperature
- The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

CHARACTERISTIC CURVES




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. G-S Voltage




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(on)}$ vs. T_J

CHARACTERISTIC CURVES




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Switching Waveform