Elektronische Bauelemente

SPR45N10

45A , 100V , $R_{DS(ON)}$ 22 mΩ

N-Channel Enhancement Mode Power MOSFET

RoHS Compliant Product

A suffix of “-C” specifies halogen & lead-free

DESCRIPTION

The SPR45N10 is the highest performance trench N-ch MOSFETs with extreme high cell density , which provide excellent R_{DSON} and gate charge for most of the synchronous buck converter applications .

The SPR45N10 meet the RoHS and Green Product requirement,100% EAS guaranteed with full function reliability approved.

FEATURES

- Advanced high cell density Trench technology
- Excellent CdV/dt effect decline
- Green Device Available
- Super Low Gate Charge
- 100% EAS Guaranteed

PR-8PP



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	4.9	5.1	G	0.8	1.0
B	5.7	5.9	H	0.254 Ref.	
C	5.95	6.2	I	4.0 Ref.	
D	1.27 BSC.		J	3.4 Ref.	
E	0.35	0.49	K	0.6 Ref.	
F	0.1	0.2	L	1.4 Ref.	

MARKING



PACKAGE INFORMATION

Package	MPQ	Leader Size
PR-8PP	3K	13 inch



ABSOLUTE MAXIMUM RATINGS (T_A=25℃ unless otherwise specified)

Parameter		Symbol	Rating	Unit
Drain-Source Voltage		V_{DS}	100	V
Gate-Source Voltage		V_{GS}	±20	V
Continuous Drain Current [1]@V_{GS}=10V	T_C=25℃	I_D	45	A
	T_C=100℃		28	A
	T_A=25℃		6.6	A
	T_A=70℃		5.3	A
Pulsed Drain Current [2]	T_C=25℃	I_{DM}	100	A
Single Pulse Avalanche Energy [3]		EAS	98	mJ
Avalanche Current		I_{AS}	41	A
Total Power Dissipation [4]	T_C=25℃	P_D	90	W
Operating Junction & Storage Temperature		T_J, T_{STG}	-55~150	℃
Thermal Data				
Thermal Resistance Junction-Ambient[1]		$R_{\theta JA}$	t≦10sec, 36	℃ / W
			Steady State, 125	℃ / W
Thermal Resistance Junction-Case[1]		$R_{\theta JC}$	1.4	℃ / W

ELECTRICAL CHARACTERISTICS (T_J=25℃ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Teat Conditions
Static						
Drain-Source Breakdown Voltage	BV_{DSS}	100	-	-	V	V_{GS}=0, I_D= 250μA
Gate-Threshold Voltage	$V_{GS(th)}$	2	-	4	V	V_{DS}=V_{GS}, I_D=250μA
Forward Transfer conductance	g_{fs}	-	27	-	S	V_{DS}=5V, I_D=30A
Gate-Source Leakage Current	I_{GSS}	-	-	±100	nA	V_{GS}= ±20V
Drain-Source Leakage Current	I_{DSS}	-	-	1	μA	V_{DS}=80V, V_{GS}=0, T_J=25℃
		-	-	5		V_{DS}=80V, V_{GS}=0, T_J=55℃
Static Drain-Source On-Resistance [2]	$R_{DS(ON)}$	-	19	22	mΩ	V_{GS}=10V, I_D=30A
		-	25	30		V_{GS}=7V, I_D=15A
Gate Resistance	R_g	-	1.9	3.8	Ω	f =1.0MHz
Total Gate Charge	Q_g	-	27.6	-	nC	I_D=30A V_{DS}=80V V_{GS}=10V
Gate-Source Charge	Q_{gs}	-	11.4	-		
Gate-Drain (“Miller”) Change	Q_{gd}	-	7.9	-		
Turn-on Delay Time [2]	$T_{d(on)}$	-	15.6	-	nS	V_{DD}=50V I_D=30A V_{GS}=10V R_G=3.3Ω
Rise Time	T_r	-	17.2	-		
Turn-off Delay Time	$T_{d(off)}$	-	16.8	-		
Fall Time	T_f	-	9.2	-		
Input Capacitance	C_{iss}	-	1890	-	pF	V_{GS} =0 V_{DS}=15V f =1.0MHz
Output Capacitance	C_{oss}	-	268	-		
Reverse Transfer Capacitance	C_{rss}	-	67	-		
Guaranteed Avalanche Characteristics						
Single Pulse Avalanche Energy [5]	EAS	53	-	-	mJ	V_{DD}=25V, L=0.1mH, I_{AS}=30A
Source-Drain Diode						
Diode Forward Voltage [2]	V_{SD}	-	-	1	V	I_S=1A, V_{GS}=0V
Continuous Source Current [1,6]	I_S	-	-	45	A	V_G=V_D=0, Force Current
Pulsed Source Current [2,6]	I_{SM}	-	-	100	A	
Reverse Recovery Time	t_{rr}	-	34	-	nS	I_F=30A, dI/dt=100A/μs, T_J=25℃
Reverse Recovery Charge	Q_{rr}	-	47	-	nC	

Note:

1. The data tested by surface mounted on a 1 inch2 FR-4 board with 2OZ copper.
2. The data tested by pulsed , pulse width ≦ 300us , duty cycle ≦ 2%
3. The EAS data shows Max. rating . The test condition is V_{DD}=25V,V_{GS}=10V,L=0.1mH,I_{AS}=41A
4. The power dissipation is limited by 150℃ juncti on temperature
5. The Min. value is 100% EAS tested guarantee.
6. The data is theoretically the same as ID and IDM , in real applications , should be limited by total power dissipation.

CHARACTERISTIC CURVES



Fig.1 Typical Output Characteristics



Fig.2 On-Resistance v.s Gate-Source



Fig.3 Forward Characteristics of Reverse



Fig.4 Gate-Charge Characteristics



Fig.5 Normalized $V_{GS(th)}$ v.s T_J



Fig.6 Normalized R_{DSON} v.s T_J

CHARACTERISTIC CURVES



Fig.7 Capacitance



Fig.8 Safe Operating Area



Fig.9 Normalized Maximum Transient Thermal Impedance



Fig.10 Switching Time Waveform



Fig.11 Unclamped Inductive Switching Waveform