

RoHS Compliant Product
A suffix of “-C” specifies halogen & lead-free

DESCRIPTION


The SSG6560-C is the highest performance trench N-Ch and P-Ch MOSFETs with extreme high cell density, which provide excellent $R_{DS(ON)}$ and gate charge for most of the synchronous buck converter applications.

The SSG6560-C meet the RoHS and Green Product requirement with full function reliability approved.

FEATURES


- Advanced High Cell Density Trench Technology
- Super Low Gate Charge
- Green Device Available

MARKING



PACKAGE INFORMATION


Package	MPQ	Leader Size
SOP-8	2.5K	13 inch



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	5.79	6.20	H	0.33	0.51
B	4.70	5.11	J	0.375	REF.
C	3.80	4.00	K	45°	REF.
D	0°	8°	L	1.3	1.752
E	0.40	1.27	M	0	0.25
F	0.10	0.25	N	0.25	REF.
G	1.27	TYP.			

ORDER INFORMATION

Part Number	Type
SSG6560-C	Lead (Pb)-free and Halogen-free



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ratings		Unit	
		N-Ch	P-Ch		
Drain-Source Voltage	V_{DS}	60	-60	V	
Gate-Source Voltage	V_{GS}	± 20		V	
Continuous Drain Current, @ $V_{GS}=10V$ ¹	I_D	4.5	-3.5	A	
		3.6	-2.8		
Pulsed Drain Current ³	I_{DM}	20	-20	A	
Total Power Dissipation	P_D	1.5		W	
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55~150		°C	
Thermal Data					
Thermal Resistance Junction-Ambient ¹	$R_{\theta JA}$	$t \leq 10sec, 83$		°C/W	
		Steady State, 125			
		135			
Thermal Resistance Junction-Case ¹	$R_{\theta JC}$	40			

N-CHANNEL ELECTRICAL CHARACTERISTICS ($T_J=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Drain-Source Breakdown Voltage	BV_{DSS}	60	-	-	V	$\text{V}_{GS}=0$, $\text{I}_D=250\mu\text{A}$
Gate Threshold Voltage	$\text{V}_{GS(\text{th})}$	1	-	2.5	V	$\text{V}_{DS}=\text{V}_{GS}$, $\text{I}_D=250\mu\text{A}$
Gate-Source Leakage Current	I_{GSS}	-	-	± 100	nA	$\text{V}_{GS}= \pm 20\text{V}$
Drain-Source Leakage Current	I_{DSS}	-	-	1	μA	$\text{V}_{DS}=48\text{V}$, $\text{V}_{GS}=0$
		-	-	5		
Forward Transfer Conductance	g_{fs}	-	25.3	-	S	$\text{V}_{DS}=5\text{V}$, $\text{I}_D=4\text{A}$
Static Drain-Source On-Resistance ²	$\text{R}_{DS(\text{ON})}$	-	-	45	$\text{m}\Omega$	$\text{V}_{GS}=10\text{V}$, $\text{I}_D=4.5\text{A}$
		-	-	55		$\text{V}_{GS}=4.5\text{V}$, $\text{I}_D=4\text{A}$
Total Gate Charge ²	Q_g	-	19	-	nC	$\text{I}_D=4.5\text{A}$ $\text{V}_{DS}=48\text{V}$ $\text{V}_{GS}=10\text{V}$
Gate-Source Charge	Q_{gs}	-	2.5	-		
Gate-Drain ("Miller") Change	Q_{gd}	-	5	-		
Turn-on Delay Time ²	$\text{T}_{d(on)}$	-	2.8	-	nS	$\text{V}_{DS}=30\text{V}$ $\text{I}_D=4.5\text{A}$ $\text{V}_{GS}=10\text{V}$ $\text{R}_G=3.3\Omega$
Rise Time	T_r	-	16.6	-		
Turn-off Delay Time	$\text{T}_{d(off)}$	-	21.2	-		
Fall Time	T_f	-	5.6	-		
Input Capacitance	C_{iss}	-	1027	-	pF	$\text{V}_{GS}=0$ $\text{V}_{DS}=15\text{V}$ $f=1\text{MHz}$
Output Capacitance	C_{oss}	-	65	-		
Reverse Transfer Capacitance	C_{rss}	-	46	-		
Source-Drain Diode						
Forward on Voltage ⁴	V_{SD}	-	-	1.2	V	$\text{I}_s=1\text{A}$, $\text{V}_{GS}=0$, $T_J=25^\circ\text{C}$
Continuous Source Current ¹	I_s	-	-	4.5	A	
Pulsed Source Current ³	I_{SM}	-	-	20		

Notes:

1. Surface Mounted on 1" x 1" FR4 Board with 2OZ copper.
2. When mounted on Min. copper pad.
3. Pulse width limited by maximum junction temperature, Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
4. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

P-CHANNEL ELECTRICAL CHARACTERISTICS ($T_J=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Drain-Source Breakdown Voltage	BV_{DSS}	-60	-	-	V	$\text{V}_{GS}=0$, $I_D = -250\mu\text{A}$
Gate Threshold Voltage	$\text{V}_{GS(\text{th})}$	-1	-	-2.5	V	$\text{V}_{DS}=\text{V}_{GS}$, $I_D = -250\mu\text{A}$
Gate-Source Leakage Current	I_{GSS}	-	-	± 100	nA	$\text{V}_{GS} = \pm 20\text{V}$
Drain-Source Leakage Current	I_{DSS}	-	-	-1	μA	$\text{V}_{DS} = -48\text{V}$, $\text{V}_{GS}=0$
		-	-	-5		
Forward Transfer Conductance	g_{fs}	-	8.7	-	S	$\text{V}_{DS} = -5\text{V}$, $I_D = -3.5\text{A}$
Static Drain-Source On-Resistance ²	$\text{R}_{DS(\text{ON})}$	-	-	80	$\text{m}\Omega$	$\text{V}_{GS} = -10\text{V}$, $I_D = -3.5\text{A}$
		-	-	105		$\text{V}_{GS} = -4.5\text{V}$, $I_D = -3\text{A}$
Total Gate Charge ²	Q_g	-	11.8	-	nC	$I_D = -3.5\text{A}$ $\text{V}_{DS} = -48\text{V}$ $\text{V}_{GS} = -4.5\text{V}$
Gate-Source Charge	Q_{gs}	-	1.9	-		
Gate-Drain ("Miller") Change	Q_{gd}	-	6.5	-		
Turn-on Delay Time	$\text{T}_{d(on)}$	-	8.8	-	nS	$\text{V}_{DS} = -30\text{V}$ $I_D = -3.5\text{A}$ $\text{V}_{GS} = -10\text{V}$ $R_G = 3.3\Omega$
Rise Time	T_r	-	19.6	-		
Turn-off Delay Time	$\text{T}_{d(off)}$	-	47.2	-		
Fall Time	T_f	-	9.6	-		
Input Capacitance	C_{iss}	-	1080	-	pF	$\text{V}_{GS} = 0$ $\text{V}_{DS} = -15\text{V}$ $f = 1\text{MHz}$
Output Capacitance	C_{oss}	-	97	-		
Reverse Transfer Capacitance	C_{rss}	-	50	-		
Source-Drain Diode						
Forward on Voltage ⁴	V_{SD}	-	-	-1.2	V	$\text{V}_{GS} = 0$, $I_S = -1\text{A}$, $T_J = 25^\circ\text{C}$
Continuous Source Current ¹	I_S	-	-	-3.5	A	
Pulsed Source Current ³	I_{SM}	-	-	-20		

Notes:

1. Surface Mounted on 1" x 1" FR4 Board with 2OZ copper.
2. When mounted on Min. copper pad.
3. Pulse width limited by maximum junction temperature, Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
4. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

N-CHANNEL CHARACTERISTIC CURVE




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Gate-Source




Fig.3 Forward Characteristics Of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(ON)}$ vs. T_J

N-CHANNEL CHARACTERISTIC CURVE




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Gate Charge Waveform

P-CHANNEL CHARACTERISTIC CURVE




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance v.s Gate-Source




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ v.s T_J




Fig.6 Normalized $R_{DS(on)}$ v.s T_J

P-CHANNEL CHARACTERISTIC CURVE




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Gate Charge Waveform