

RoHS Compliant Product  
A suffix of "-C" specifies halogen & lead-free

## DESCRIPTION



The SST3585S is the highest performance trench N-ch MOSFETs with extreme high cell density, which provide excellent RDSON and gate charge for most of the synchronous buck converter applications.

The SST3585S meet the RoHS and Green Product requirement with full function reliability approved.

## FEATURES

- Low Gate Charge
- Low On-resistance


## MARKING



## PACKAGE INFORMATION

Package	MPQ	Leader Size
SOT-26	3K	7 inch

REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	2.70	3.10	G	0	0.10
B	2.60	3.00	H	0.60	REF.
C	1.40	1.80	J	0.12	REF.
D	1.30 MAX.		K	0°	10°
E	1.90 REF.		L	0.95	REF.
F	0.25	0.50			



## ABSOLUTE MAXIMUM RATINGS ( $T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Rating		Unit
		N-Channel	P-Channel	
Drain-Source Voltage	$V_{DS}$	20	-20	V
Gate-Source Voltage	$V_{GS}$	$\pm 12$	$\pm 12$	V
Continuous Drain Current <sup>1</sup> @ $V_{GS}=4.5\text{V}$	$I_D$	4.3	-3.1	A
		3.4	-2.5	
Pulsed Drain Current <sup>3</sup>	$I_{DM}$	17.2	-12.4	A
Power Dissipation	$P_D$	1.14		W
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55~150		°C
Thermal Data				
Maximum Thermal Resistance from Junction to Ambient <sup>1</sup>	$R_{\theta JA}$	110		°C / W
Maximum Thermal Resistance from Junction to Ambient <sup>2</sup>		180		

**ELECTRICAL CHARACTERISTICS** ( $T_J=25^\circ\text{C}$  unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Condition
<b>Static</b>						
Drain-Source Breakdown Voltage	N-Ch P-Ch	$\text{BV}_{\text{DSS}}$	20	-	-	V
			-20	-	-	
Breakdown Voltage Temp. Coefficient	N-Ch P-Ch	$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	-	0.018	-	V/°C
			-	-0.01	-	
Gate-Threshold Voltage	N-Ch P-Ch	$V_{GS(\text{th})}$	0.5	-	1.2	V
			-0.5	-	-1.2	
Forward Transfer conductance	N-Ch P-Ch	$g_{fs}$	-	20	-	S
			-	9	-	
Gate-Source Leakage Current	N-Ch P-Ch	$I_{GSS}$	-	-	$\pm 100$	nA
			-	-	$\pm 100$	
Drain-Source Leakage Current	N-Ch P-Ch N-Ch P-Ch	$I_{DSS}$	-	-	1	μA
			-	-	-1	
			-	-	5	
			-	-	-5	
Drain-Source On-Resistance <sup>4</sup>	N-Ch P-Ch N-Ch P-Ch	$R_{DS(\text{ON})}$	-	-	37	mΩ
			-	-	75	
			-	-	45	
			-	-	105	
Total Gate Charge	N-Ch P-Ch	$Q_g$	-	8.6	-	nC
			-	9.7	-	
Gate-Source Charge	N-Ch P-Ch	$Q_{gs}$	-	1.37	-	
			-	2.05	-	
Gate-Drain Charge	N-Ch P-Ch	$Q_{gd}$	-	2.3	-	
			-	2.43	-	
Turn-on Delay Time <sup>1</sup>	N-Ch P-Ch	$T_{d(\text{on})}$	-	5.2	-	nS
			-	4.8	-	
Rise Time	N-Ch P-Ch	$T_r$	-	34	-	
			-	9.6	-	
Turn-off Delay Time	N-Ch P-Ch	$T_{d(\text{off})}$	-	23	-	
			-	52	-	
Fall Time	N-Ch P-Ch	$T_f$	-	9.2	-	
			-	8.4	-	
Input Capacitance	N-Ch P-Ch	$C_{iss}$	-	635	-	pF
			-	686	-	
Output Capacitance	N-Ch P-Ch	$C_{oss}$	-	70	-	
			-	90.8	-	
Reverse Transfer Capacitance	N-Ch P-Ch	$C_{rss}$	-	63	-	
			-	80.4	-	

**ELECTRICAL CHARACTERISTICS** ( $T_J=25^\circ\text{C}$  unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Condition
<b>Source-Drain Diode</b>						
Continuous Source Current <sup>1</sup>	N-Ch	$I_S$	-	-	4.3	A
	P-Ch		-	-	-3.1	
Pulsed Source Current <sup>3</sup>	N-Ch	$I_{SM}$	-	-	17.2	A
	P-Ch		-	-	-12.4	
Forward On Voltage <sup>4</sup>	N-Ch	$V_{SD}$	-	0.7	1.2	V
	P-Ch		-	-0.7	-1.2	
Reverse Recovery Time	N-Ch	$T_{rr}$	-	7.5	-	nS
	P-Ch		-	8.4	-	
Reverse Recovery Charge	N-Ch	$Q_{rr}$	-	2.1	-	nC
	P-Ch		-	3.3	-	

Notes:

1. Surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.  $t \leq 5\text{s}$ .
2. Surface mounted on FR4 Board using the minimum recommended pad size.
3. The power dissipation is limited by 150°C junction temperature,  $P_w \leq 300\mu\text{W}$ , Duty cycle  $\leq 1\%$ .
4. The data tested by pulsed , pulse width  $\leq 300\mu\text{s}$  , duty cycle  $\leq 2\%$

### CHARACTERISTICS CURVE (N-Channel)




Fig.1 Typical Output Characteristics




Fig.3 Forward Characteristics Of Reverse




Fig.5 Normalized  $V_{GS(th)}$  vs.  $T_J$




Fig.2 On-Resistance vs. Gate-Source




Fig.4 Gate-Charge Characteristics




Fig.6 Normalized  $R_{DS(on)}$  vs.  $T_J$

### CHARACTERISTICS CURVE (N-Channel)




Fig.7 Capacitance




Fig.8 Safe Operating Area

Transient Thermal Response Curves




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Gate Charge Waveform

### CHARACTERISTICS CURVE (P-Channel)




Fig.1 Typical Output Characteristics




Fig.3 Forward Characteristics Of Reverse




Fig.5 Normalized  $V_{GS(th)}$  vs.  $T_J$




Fig.2 On-Resistance vs. Gate-Source




Fig.4 Gate-Charge Characteristics




Fig.6 Normalized  $R_{DS(on)}$  vs.  $T_J$

### CHARACTERISTICS CURVE (P-Channel)




Fig.7 Capacitance




Fig.8 Safe Operating Area

Transient Thermal Response Curves




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Gate Charge Waveform