



RoHS Compliant Product
A suffix of "-C" specifies halogen free

DESCRIPTION


The SSD02N60SL is the highest performance trench N-ch MOSFETs with extreme high cell density, which provide excellent R_{DS(on)} and gate charge for most of the synchronous buck converter applications.

TO-252



FEATURES

- Advanced high cell density Trench technology
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- 100% EAS Guaranteed
- Green Device Available



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	6.35	6.90	J	2.30	REF.
B	4.95	5.50	K	0.64	1.14
C	2.10	2.50	M	0.50	1.14
D	0.43	0.9	N	1.3	1.8
E	6.0	7.5	O	0	0.13
F	2.80	REF.	P	0.58	REF.
G	5.40	6.40			
H	0.60	1.20			

ABSOLUTE MAXIMUM RATINGS (T_A=25°C unless otherwise specified)

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	V _{DS}	600	V
Gate-Source Voltage	V _{GS}	±30	V
Continuous Drain Current T _C =25°C	I _D	2	A
T _C =100°C		1.3	A
Pulsed Drain Current	I _{DM}	8	A
Total Power Dissipation T _C =25°C	P _D	34	W
Derate above 25°C		0.27	
Single Pulse Avalanche Energy ¹	E _{AS}	100	mJ
Operating Junction and Storage Temperature Range	T _J , T _{STG}	-55~150	°C
Thermal Resistance Rating			
Maximum Thermal Resistance Junction-Ambient	R _{θJA}	110	°C / W
Maximum Thermal Resistance Junction-Case	R _{θJC}	3.7	°C / W

Notes:

- L=30mH, I_{AS}=2.52A, V_{DD}=145V, R_G=25Ω, Starting T_J=25°C







ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static						
Drain-Source Breakdown Voltage	BV_{DSS}	600	-	-	V	$V_{GS}=0$, $I_D=250\mu\text{A}$
Gate-Threshold Voltage	$V_{GS(\text{th})}$	2	-	4	V	$V_{DS}=V_{GS}$, $I_D=250\mu\text{A}$
Gate-Source Leakage Current	I_{GSS}	-	-	± 100	nA	$V_{GS} = \pm 30\text{V}$
Drain-Source Leakage Current	I_{DS}	-	-	1	μA	$V_{DS}=600\text{V}$, $V_{GS}=0$
Static Drain-Source On-Resistance	$R_{DS(\text{ON})}$	-	3.7	4.2	Ω	$V_{GS}=10\text{V}$, $I_D=1\text{A}$
Total Gate Charge ^{1,2}	Q_g	-	5.67	-	nC	$I_D=2\text{A}$ $V_{DS}=480\text{V}$ $V_{GS}=10\text{V}$
Gate-Source Charge ^{1,2}	Q_{gs}	-	1.74	-		
Gate-Drain Charge ^{1,2}	Q_{gd}	-	1.99	-		
Turn-on Delay Time ^{1,2}	$T_{d(\text{on})}$	-	9.2	-	nS	$V_{DD}=300\text{V}$ $I_D=2\text{A}$ $R_G=25\ \Omega$
Rise Time ^{1,2}	T_r	-	23.4	-		
Turn-off Delay Time ^{1,2}	$T_{d(\text{off})}$	-	15.3	-		
Fall Time ^{1,2}	T_f	-	20.1	-		
Input Capacitance	C_{iss}	-	250.1	-	pF	$V_{GS}=0$ $V_{DS}=25\text{V}$ $f=1.0\text{MHz}$
Output Capacitance	C_{oss}	-	35.7	-		
Reverse Transfer Capacitance	C_{rss}	-	1.1	-		
Source-Drain Diode						
Diode Forward Voltage	V_{SD}	-	-	1.4	V	$I_S=2\text{A}$, $V_{GS}=0$
Continuous Source Current	I_S	-	-	2	A	Integral Reverse P-N Junction Diode in the MOSFET
Pulsed Source Current	I_{SM}	-	-	8	A	
Reverse Recovery Time	T_{rr}	-	356.75	-	ns	$I_S=2\text{A}$, $V_{GS}=0$, $dI_F/dt=100\text{A}/\mu\text{s}$
Reverse Recovery Charge	Q_{rr}	-	1.03	-	μC	

Notes:

1. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty cycle $\leq 2\%$
2. Essentially independent of operating temperature.

CHARACTERISTIC CURVES



CHARACTERISTIC CURVES

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-resistance Variation vs. Temperature




Figure 9 . Max. Safe Operating Area






Figure 10. Max. Drain Current vs. Case Temperature




TYPICAL TEST CURVES

Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveform



Unclamped Inductive Switching Test Circuit & Waveform

