

RoHS Compliant Product
A suffix of "-C" specifies halogen free

DESCRIPTION

The SSD02N65 is the highest performance trench N-ch MOSFETs with extreme high cell density , which provide excellent $R_{DS(on)}$ and gate charge for most of the synchronous buck converter applications .

FEATURES

- Advanced high cell density Trench technology
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- 100% EAS Guaranteed
- Green Device Available



MARKING




PACKAGE INFORMATION

Package	MPQ	Leader Size
TO-252	2.5K	13 inch

TO-252(D-Pack)



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	6.35	6.80	J	2.30	REF.
B	5.20	5.50	K	0.64	0.90
C	2.15	2.40	M	0.50	1.1
D	0.45	0.58	N	0.9	1.65
E	6.8	7.5	O	0	0.15
F	2.40	3.0	P	0.43	0.58
G	5.40	6.25			
H	0.64	1.20			



ABSOLUTE MAXIMUM RATINGS ($T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter		Symbol	Rating	Unit
Drain-Source Voltage		V_{DS}	650	V
Gate-Source Voltage		V_{GS}	± 30	V
Continuous Drain Current @ $V_{GS}=10V$ ¹	$T_C=25^\circ\text{C}$	I_D	2	A
	$T_C=100^\circ\text{C}$		1.3	A
Pulsed Drain Current ²		I_{DM}	4	A
Total Power Dissipation ⁴	$T_C=25^\circ\text{C}$	P_D	40	W
Linear Derating Factor			0.33	W / $^\circ\text{C}$
Single Pulse Avalanche Energy ³		E_{AS}	16	mJ
Single Pulse Avalanche Current		I_{AS}	3.4	A
Operating Junction and Storage Temperature Range		T_J, T_{STG}	-55~150	$^\circ\text{C}$
Thermal Resistance Rating				
Maximum Thermal Resistance Junction-Ambient ¹		$R_{\theta JA}$	62	$^\circ\text{C} / \text{W}$
Maximum Thermal Resistance Junction-Case ¹		$R_{\theta JC}$	3	$^\circ\text{C} / \text{W}$







ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Teat Conditions
Static						
Drain-Source Breakdown Voltage	BV_{DSS}	650	-	-	V	$V_{GS}=0, I_D= 250\mu A$
Breakdown Voltage Temperature Coefficient	$\triangle BV_{DSS} / \triangle T_J$	-	0.37	-	V/°C	Reference to 25°C, $I_D=1mA$
Gate-Threshold Voltage	$V_{GS(th)}$	2	-	5	V	$V_{DS}=V_{GS}, I_D=250\mu A$
Forward Transconductance	g_{fs}	-	1.7	-	S	$V_{DS}=10V, I_D=1.0A$
Gate-Source Leakage Current	I_{GSS}	-	-	±100	nA	$V_{GS}= \pm 30V$
Drain-Source Leakage Current	I_{DSS}	-	-	2	μA	$V_{DS}=520V, V_{GS}=0$
Static Drain-Source On-Resistance ²	$R_{DS(ON)}$	-	6.3	8	Ω	$V_{GS}=10V, I_D=1A$
Total Gate Charge	Q_g	-	8	-	nC	$I_D=1A$ $V_{DS}=520V$ $V_{GS}=10V$
Gate-Source Charge	Q_{gs}	-	2.56	-		
Gate-Drain (“Miller”) Change	Q_{gd}	-	2.67	-		
Turn-on Delay Time ³	$T_{d(on)}$	-	4.8	-	nS	$V_{DD}=300V$ $I_D=1A$ $V_{GS}=10V$ $R_G=10\ \Omega$
Rise Time	T_r	-	18.4	-		
Turn-off Delay Time	$T_{d(off)}$	-	10.8	-		
Fall Time	T_f	-	23.2	-		
Input Capacitance	C_{iss}	-	290	-	pF	$V_{GS}=0$ $V_{DS}=25\ V$ $f=1.0MHz$
Output Capacitance	C_{oss}	-	25	-		
Reverse Transfer Capacitance	C_{rss}	-	4	-		
Guaranteed Avalanche Characteristics						
Single Pulse Avalanche Energy ⁵	EAS	3.2	-	-	mJ	$V_{DD}=50V, L=1mH\ ,\ I_{AS}=1.5A$
Source-Drain Diode						
Diode Forward Voltage ²	V_{SD}	-	-	1	V	$I_S=1A, V_{GS}=0, T_J=25^\circ C,$
Continuous Source Current ^{1,6}	I_S	-	-	2	A	$V_D=V_G=0, V_S=1V$
Pulsed Source Current ^{2,6}	I_{SM}	-	-	4	A	

Notes:

1. The data tested by surface mounted on a 1 inch² FR-4 board with 2_{oz} copper.
2. The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
3. The EAS data shows Max. rating . The test condition is $V_{DD}=50\text{V}, V_{GS}=10\text{V}, L=1\text{mH}, I_{AS}=1.5\text{A}$
4. The power dissipation is limited by 150°C , junction temperature
5. The Min. value is 100% EAS tested guarantee.
6. The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

CHARACTERISTIC CURVES



CHARACTERISTIC CURVES




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Switching Waveform