



RoHS Compliant Product  
 A suffix of "-C" specifies halogen free

**DESCRIPTION**

The SSD61N60SG is the highest performance trench N-ch MOSFETs with extreme high cell density, which provide excellent R<sub>DS(ON)</sub> and gate charge for most of the synchronous buck converter applications. The SSD61N60SG meet the RoHS and Green Product with Function reliability approved.


**TO-252(D-Pack)**



**FEATURES**

- R<sub>DS(on)</sub> ≤ 9mΩ @V<sub>GS</sub>=10V
- R<sub>DS(on)</sub> ≤ 13mΩ @V<sub>GS</sub>=4.5V
- High speed power switching, Logic Level
- Enhanced Body diode dv/dt capability
- Enhanced Avalanche Ruggedness
- 100% UIS Tested, 100% Rg Tested
- TO-252 Package

**MARKING**



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	6.35	6.9	J	2.3	REF.
B	4.95	5.53	K	0.89	REF.
C	2.1	2.5	M	0.45	1.14
D	0.41	0.9	N	1.55	Typ.
E	6	7.5	O	0	0.13
F	2.90	REF.	P	0.58	REF.
G	5.4	6.4			
H	0.6	1.2			

**PACKAGE INFORMATION**

Package	MPQ	Leader Size
TO-252	2.5K	13 inch

**ABSOLUTE MAXIMUM RATINGS** (T<sub>J</sub>=25°C unless otherwise specified)

Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	V <sub>DS</sub>	60	V
Gate-Source Voltage	V <sub>GS</sub>	±20	V
Continuous Drain Current (Silicon Limited)	I <sub>D</sub>	T <sub>C</sub> =25°C	61
		T <sub>C</sub> =100°C	43
Continuous Drain Current (Package Limited)	I <sub>D</sub>	40	A
Pulsed Drain Current	I <sub>DM</sub>	270	A
Avalanche Energy, Single Pulse, @L=0.4mH	E <sub>AS</sub>	20	mJ
Power Dissipation	P <sub>D</sub>	75	W
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>STG</sub>	-55 ~ 175	°C
<b>Thermal Resistance Ratings</b>			
Maximum Thermal Resistance Junction-Ambient	R <sub>θJA</sub>	65	°C / W
Maximum Thermal Resistance Junction-Case	R <sub>θJC</sub>	2	

**ELECTRICAL CHARACTERISTICS** ( $T_J=25^\circ\text{C}$  unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test conditions	
Drain-Source Breakdown Voltage	$BV_{DSS}$	60	-	-	V	$V_{GS}=0, I_D=250\mu\text{A}$	
Gate Threshold Voltage	$V_{GS(th)}$	1	1.8	2.4	V	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	
Forward Transfer conductance	$g_{fs}$	-	26	-	S	$V_{DS}=5\text{V}, I_D=20\text{A}$	
Gate-Source Leakage Current	$I_{GSS}$	-	-	$\pm 100$	nA	$V_{GS}=\pm 20\text{V}$	
Drain-Source Leakage Current	$I_{DSS}$	$T_J=25^\circ\text{C}$	-	-	1	$\mu\text{A}$	$V_{DS}=60\text{V}, V_{GS}=0$
		$T_J=100^\circ\text{C}$	-	-	100		$V_{DS}=60\text{V}, V_{GS}=0$
Static Drain-Source On-Resistance	$R_{DS(ON)}$	-	7.3	9	m $\Omega$	$V_{GS}=10\text{V}, I_D=20\text{A}$	
		-	10	13	m $\Omega$	$V_{GS}=4.5\text{V}, I_D=20\text{A}$	
Total Gate Charge	$Q_g$	-	24	-	nC	$V_{GS}=10\text{V}$	
Total Gate Charge	$Q_g$	-	12	-		$V_{GS}=4.5\text{V}$	
Gate-Source Charge	$Q_{gs}$	-	5	-		$I_D=20\text{A}$	
Gate-Drain ("Miller") Charge	$Q_{gd}$	-	3	-		$V_{DD}=30\text{V}$ $V_{GS}=10\text{V}$	
Turn-on Delay Time	$T_{d(on)}$	-	9	-	nS	$V_{DD}=30\text{V}$ $I_D=20\text{A}$ $V_{GS}=10\text{V}$ $R_G=10\Omega$	
Rise Time	$T_r$	-	4	-			
Turn-off Delay Time	$T_{d(off)}$	-	29	-			
Fall Time	$T_f$	-	4	-			
Input Capacitance	$C_{iss}$	-	1620	-	pF	$V_{GS}=0$ $V_{DS}=30\text{V}$ $f=1.0\text{MHz}$	
Output Capacitance	$C_{oss}$	-	415	-			
Reverse Transfer Capacitance	$C_{rss}$	-	3	-			
<b>Source-Drain Diode</b>							
Forward On Voltage	$V_{SD}$	-	0.9	1.2	V	$I_F=20\text{A}, V_{GS}=0$	
Reverse Recovery Time	$T_{rr}$	-	30	-	nS	$V_R=30\text{V}, I_F=20\text{A}, di/dt=300\text{A}/\mu\text{s}$	
Reverse Recovery Charge	$Q_{rr}$	-	43	-	nC		

**TYPICAL CHARACTERISTICS CURVE**

Fig 1. Typical Output Characteristics




Figure 2. On-Resistance vs. Gate-Source Voltage




Figure 3. On-Resistance vs. Drain Current and Gate Voltage




Figure 4. Normalized On-Resistance vs. Junction Temperature




Figure 5. Typical Transfer Characteristics





Figure 6. Typical Source-Drain Diode Forward Voltage



**TYPICAL CHARACTERISTICS CURVE**

Figure 7. Typical Gate-Charge vs. Gate-to-Source Voltage




Figure 9. Maximum Safe Operating Area




Figure 8. Typical Capacitance vs. Drain-to-Source Voltage




Figure 10. Maximum Drain Current vs. Case Temperature




Figure 11. Normalized Maximum Transient Thermal Impedance, Junction-to-Case

