

RoHS Compliant Product  
A suffix of "-C" specifies halogen & lead-free

## DESCRIPTION

The SSD75N06-C is the highest performance trench N-ch MOSFETs with extreme high cell density, which provide excellent  $R_{DS(on)}$  and gate charge for most of the synchronous buck converter applications.

The SSD75N06-C meet the RoHS and Green Product requirement with full function reliability approved.

## FEATURES

- Lower Gate Charge
- Advanced high cell density Trench technology
- Green Device Available

## MARKING




## PACKAGE INFORMATION

Package	MPQ	Leader Size
TO-252	2.5K	13 inch


## ORDER INFORMATION

Part Number	Type
SSD75N06-C	Lead (Pb)-free and Halogen-free

## TO-252(D-Pack)



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	6.30	6.90	J	2.30	REF.
B	4.95	5.53	K	0.89	REF.
C	2.10	2.50	M	0.45	1.14
D	0.40	0.90	N	1.55	TYP.
E	6.00	7.70	O	0	0.15
F	2.90	REF.	P	0.58	REF.
G	5.40	6.40			
H	0.60	1.20			



## ABSOLUTE MAXIMUM RATINGS ( $T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	$V_{DS}$	60	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current <sup>1</sup> @ $V_{GS}=10\text{V}$	$I_D$	$T_C=25^\circ\text{C}$	75
		$T_C=100^\circ\text{C}$	47
Pulsed Drain Current <sup>2</sup>	$I_{DM}$	200	A
Power Dissipation	$P_D$	62.5	W
Operating Junction & Storage Temperature	$T_J, T_{STG}$	-55~150	$^\circ\text{C}$
<b>Thermal Resistance Ratings</b>			
Thermal Resistance Junction-Ambient <sup>1</sup>	$R_{\theta JA}$	62	$^\circ\text{C/W}$
Thermal Resistance Junction-Case <sup>1</sup>	$R_{\theta JC}$	2	


**ELECTRICAL CHARACTERISTICS** ( $T_J=25^\circ\text{C}$  unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Drain-Source Breakdown Voltage	$BV_{DSS}$	60	-	-	V	$V_{GS}=0, I_D=250\mu\text{A}$
Gate-Threshold Voltage	$V_{GS(th)}$	1.2	-	2.5	V	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$	-	-	$\pm 100$	nA	$V_{GS}=\pm 20\text{V}$
Drain-Source Leakage Current	$I_{DSS}$	-	-	1	uA	$V_{DS}=48\text{V}, V_{GS}=0, T_J=25^\circ\text{C}$
		-	-	5		$V_{DS}=48\text{V}, V_{GS}=0, T_J=55^\circ\text{C}$
Static Drain-Source On-Resistance <sup>3</sup>	$R_{DS(ON)}$	-	6.5	8.5	m $\Omega$	$V_{GS}=10\text{V}, I_D=10\text{A}$
		-	8.8	12		$V_{GS}=4.5\text{V}, I_D=5\text{A}$
Gate Resistance	$R_g$	-	1.2	-	$\Omega$	$V_{DS}=V_{GS}=0, f=1.0\text{MHz}$
Total Gate Charge	$Q_g$	-	28	-	nC	$I_D=10\text{A}$ $V_{DS}=30\text{V}$ $V_{GS}=4.5\text{V}$
Gate-Source Charge	$Q_{gs}$	-	8.6	-		
Gate-Drain Change	$Q_{gd}$	-	13.5	-		
Turn-on Delay Time <sup>2</sup>	$T_{d(on)}$	-	16.4	-	nS	$V_{DD}=30\text{V}$ $I_D=10\text{A}$ $V_{GS}=10\text{V}$ $R_G=3.3\Omega$
Rise Time	$T_r$	-	39.8	-		
Turn-off Delay Time	$T_{d(off)}$	-	53.9	-		
Fall Time	$T_f$	-	15.2	-		
Input Capacitance	$C_{iss}$	-	3307	-	pF	$V_{GS}=0$ $V_{DS}=30\text{V}$ $f=1.0\text{MHz}$
Output Capacitance	$C_{oss}$	-	201	-		
Reverse Transfer Capacitance	$C_{rss}$	-	151	-		
<b>Source-Drain Diode</b>						
Diode Forward Voltage <sup>3</sup>	$V_{SD}$	-	-	1.2	V	$I_S=1\text{A}, V_{GS}=0$
Continuous Source Current <sup>1</sup>	$I_S$	-	-	75	A	$V_G=V_D=0, \text{Force Current}$
Reverse Recovery Time	$T_{rr}$	-	19	-	nS	$I_F=10\text{A}, dI/dt=100\text{A}/\mu\text{s}$ $T_J=25^\circ\text{C}$
Reverse Recovery Charge	$Q_{rr}$	-	66	-	nC	


Notes:

1. The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
2. The Pulse width limited by maximum junction temperature, Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
3. The Pulse Test: Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$


**CHARACTERISTIC CURVES**




**Fig.1 Typical Output Characteristics**




**Fig.2 On-Resistance vs Gate-Source Voltage**




**Fig.3 Forward Characteristics of Reverse**



**Fig.4 Gate-Charge Characteristics**




**Fig.5 Normalized  $V_{GS(th)}$  vs  $T_J$**




**Fig.6 Normalized  $R_{DS(ON)}$  vs  $T_J$**


**CHARACTERISTIC CURVES**




**Fig.7 Capacitance**




**Fig.8 Safe Operating Area**



**Fig.9 Normalized Maximum Transient Thermal Impedance**



**Fig.10 Switching Time Waveform**



**Fig.11 Unclamped Inductive Switching Waveform**